
CHAPTER 7 16-BIT TIMER/EVENT COUNTERS 0 AND 1
User’s Manual U15905EJ2V1UD
234
Figure 7-14. One-Shot Pulse Output Operation Timing Example
0000H 0001H
p
pp
p
qq
q
0000H
FFFFH
Count start
Count stop
Count
clock
TMn
register
CCn0
register
CCn1
register
INTCCn0
interrupt
INTCCn1
interrupt
TOn
(output)
t
Remarks 1. p: Setting value of CCn0 register (0000H to FFFFH)
q: Setting value of CCn1 register (0000H to FFFFH)
p
≠ q
t: Count clock cycle
2. In this example, the valid edge of the TCLRn input is set to the rising edge and the active level of
the TOn output is set to the high level.
3. n = 0, 1